

# Compal Confidential

## BIUS1/S2 & BIUY0/Y1 DIS M/B Schematics Document


Intel SkyLake U Processor with DDR4  
AMD R16M-M1-30/R16M-M2-50

2016-02-16

LA-D451P

REV : 1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title <b>Cover Page</b>	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number
				C	<b>LA-D451P</b>
				Date:	Tuesday, February 16, 2016
				Sheet	1 of 50
				Rev	1.0



### Voltage Rails

power plane	B+	+5VALW	+1.5V	+5VS +3VS +1.35VS +1.0VS_VCCOPC +VCC_CORE +VGA_CORE +VCC_GFXCORE_AXG +1.8VS +0.75VS +1.0VALW
		+3VALW		
State				
S0	○	○	○	○
S3	○	○	○	✗
S5 S4/AC	○	○	✗	✗
S5 S4/ Battery only	○	✗	✗	✗
S5 S4/AC & Battery don't exist	✗	✗	✗	✗

### BOM Structure Table

Item	BOM Structure
LAN 10/100 Transformer	100@
LAN Giga Transformer	GIGA@
For Giga LAN Chip	8111H@
For 10/100 LAN Chip	8107E@
For DIS	DIS@
For UMA	UMA@
For GPU M1 Chip	M1@
For GPU M2 Chip	M2@
For NFC Option	NFC@
For Thermal Chip	EX_THM@
For Keyboard backlight	KBL@
No Keyboard backlight	NOKBL@
For Hynix Memory	H2G@
For Samsung Memory	S2G@
For Micron Memory	M2G@
For EMI	EMI@
For ESD	ESD@
No EMI	@EMI@
No ESD	@ESD@
Connector	ME@
For VARM X76	GM_X76@
For Test Point	TP@
For 2+3E power	23E@
For S series only	SS@
For YOGA series only	YOGA@
For 14 inch only	14@
For 15 inch only	15@
For CPU Type	6500U@ 6200U@ 6100U@ 4405U@

### EC SM Bus1 address    EC SM Bus2 address    EC SM Bus4 address    ME SM Bus address

Device	Address	Device	Address	Device	Address	Device	Address
Smart Battery	0001 011x 16h	NCT7718W	1001 100x 98h	BMA250E	0001 100x 18h	NFC	0010 1000 28h

### PCH SM Bus address    GPU SM Bus address

Device	Address	Device	Address
DDR_JDIMM1 Touch Pad	1010 000x A0h	Internal thermal sensor	1001 111x 9Eh

### SMBUS Control Table

	SOURCE	VGA	BATT	CHARGER	NECP388	SODIMM	Thermal Sensor	DGPU	CRT RT2168	NFC	TP	PCH	G-SENSOR
SMB_EC_CK1	NECP388	X	✓	✓	X	X	X	X	X	X	X	X	X
SMB_EC_DA1	+3VALW		✓	✓									
SMB_EC_CK2	NECP388	✓	X	X	✓	X	✓	X	X	X	X	✓	X
SMB_EC_DA2	+3VS	✓			✓		✓					✓	
SMB_EC_CK4	NECP388	X	X	X	X	X	X	X	X	X	X	✓	X
SMB_EC_DA4	+3VALW												✓
PCH_SMBCLK	PCH	X	X	X	X	✓	X	X	X	X	✓	X	X
PCH_SMBDATA	+3VALW					✓					✓		
SML0CLK	PCH	X	X	X	X	X	X	X	X	✓	X	X	X
SML0DATA	+3VALW									✓			
SML1CLK	PCH	X	X	X	X	X	X	X	X	X	X	X	X
SML1DATA	+3VALW				✓			✓					

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

# Vinafix

### USB 2.0 Port Table

Port	External USB Port
1	Touch panel (for YOGA only)
2	USB2/3 MB(JUSB1)
3	USB2/3 MB(JUSB2)
4	USB2 IO Board(Charger)
5	Camera
6	
7	NGFF WLAN+BT

### USB 3.0 Port Table

Port	
1	
2	USB2/3 MB(JUSB1)
3	USB2/3 MB(JUSB2)
4	
5	
6	

### PCIe Port Table


Port	Lane	
1	1	GPU
2	2	
3	3	
4	4	LAN
5		
6		NGFF WLAN+BT
7		
8		
9		
10		

### SATA Port Table

Port	
0	HDD
1	

# BIVS3/ VE3 -PowerMap\_SKL-U22\_DDR3L\_Volume\_NON CSJ

AAKOS Schematic: LA-C011PR01\_1028A.DSH




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Rev	1.0
				Power MAP	
<small>THIS IMAGE OR INFORMATION CONTAINED HEREIN IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE. IT IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND IS LOANED TO YOU BY COMPAL ELECTRONICS, INC. IT IS TO BE USED ONLY FOR THE PURPOSES AUTHORIZED BY THE USER AGREEMENT AND IS NOT TO BE REPRODUCED, COPIED, OR DISSEMINATED IN ANY MANNER WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Docu. Number	1.0
				Date	Issued: February 16, 2016
				Page	4 of 50





G3->S0

S0->S3/DS3

S0/DS3->S0

S0->S5








- UC1 SA000094250  
S IC FJ8066201930905 CJKQ D0 2.1G C38 4405@
- UC1 SA00009E620  
S IC FJ8066202499000 QK2Z K1 3.3G C38 6567@
- UC1 SA000092CA0  
S IC FJ8066201930409 SR2EY D1 2.3G BGA 6200@
- UC1 SA00009E510  
S IC FJ8066202499000 QK2Z K1 3.3G C38 6267@
- UC1 SA000092P80  
S IC FJ8066201930408 SR2EZ D1 2.5G BGA 6500@
- UC1 SA000092NA0  
S IC FJ8066201931104 SR2EU D1 2.3G BGA 6100@


Security Classification	Compal Secret Data		Title	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	2017/02/16
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Customer	Rev	1.0
Date:	Tuesday, February 16, 2016	Sheet	6	of 50

**Compal Electronics, Inc.**  
**SKL-U(1/12)DDI,EDP,MISC,CMC**  
**LA-D451P**

# Interleaved Memory







Security Classification	Compal Secret Data		Title	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	SKL-U(2/12)DDR3L
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev	Date: Tuesday, February 16, 2016   Sheet 7 of 50	
Custom	LA-D451P	1.0		







**SML0ALERT# (Internal Pull Down):**  
 eSPI or LPC  
**0 = LPC is selected for EC ==> Default**  
**1 = eSPI is selected for EC**

- SMB**  
(Link to DDR, TP)
- SML0**  
(Link to NFC)
- SML1**  
(Link to EC, DGPU, Thermal Sensor)




Security Classification		Compal Secret Data		Title	
Issued Date		2016/02/16	Deciphered Date	2017/02/16	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size Custom		Document Number	Rev 1.0
				LA-D451P	
		Date:		Tuesday, February 16, 2016	Sheet 8 of 50
















**SPKR (Internal Pull Down):**  
**TOP Swap Override**  
**0 = Disable TOP Swap mode. ==> Default**  
**1 = Enable TOP Swap Mode.**



Security Classification		Compal Secret Data		Title	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	SKL-U(4/12)HDA,EMMC,SDIO,CSI2	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Date:	Tuesday, February 16, 2016
				Sheet	9 of 50



Only For Power Sequence Debug

Follow 546765\_2014WW48\_Skylake\_MOW\_Rev\_1.0  
 Stuff 2.7k ohm(RC35) PU for Skylake-U  
 Stuff 60.4 ohm(RC110) PD for CannonLake-U

Security Classification	Compal Secret Data		Title	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date: Tuesday, February 16, 2016				Sheet 10 of 50

**Compal Electronics, Inc.**  
**SKL-U(S12)CLK,PM,GPIO**  
**LA-D451P**

**GSPI0\_MOSI (Internal Pull Down):**

No Reboot

0 = Disable No Reboot mode. ==> Default







1 = Enable No Reboot Mode. (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.

**GSPI1\_MOSI (Internal Pull Down):**


Boot BIOS Strap Bit

0 = SPI Mode ==> Default

1 = LPC Mode




Function	DGPU_PRSNTH# (GPP_C15)
DIS	0
UMA Only	1




Security Classification		Compal Secret Data		Title	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	SKL-U(7/12)PCIE,USB,SATA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				LA-D451P	Rev 1.0
Date: Tuesday, February 16, 2016				Sheet 12	of 50

**+1.0VALW TO +1.0V\_VCCST**



**+1.8VALW TO +1.8VS**




**+1.0VALW TO +1.0VS\_VCCIO**









change package of 1U from 0201 to 0402

change package of 1U from 0201 to 0402


change package of 10U from 0402 to 0603




Security Classification		Compal Secret Data		Title	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL-U(8/12)Power	
Size Custom	Document Number	Date		Rev	
	LA-D451P	Tuesday, February 16, 2016		1.0	
				Sheet	13 of 50





Security Classification	Compal Secret Data		Title	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
Date: Tuesday, February 16, 2016				Document Number
Sheet 14 of 50				Rev 1.0
				LA-D451P




**SVID ALERT**






**SVID DATA**



For CPU GT3 SKU





Security Classification		Compal Secret Data		Title	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
Custom	Document Number	LA-D451P		1.0	
Date:	Tuesday, February 16, 2016	Sheet	15	of	50



Security Classification		Compal Secret Data		Title	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL-U(11/12)GND	
Size	Custom	Document Number	LA-D451P		Rev
Date:	Tuesday, February 16, 2016	Sheet	16	of	50





Follow 544669\_SKL\_U\_DDR3L\_RVP7\_schematic\_rev1.0  
 Stuff 100k(RC99) for CannonLake-U  
 Un-stuff 100k(RC99) for SkyLake-U

For 2+3e Solution  
 LPM\_ZVM#  
 PM\_MSM#

**Display Port Presence Strap**


<b>CFG4</b>	1 : Disabled; No Physical Display Port attached to Embedded Display Port
	0 : Enabled; An external Display Port device is connected to the Embedded Display Port

Security Classification		Compal Secret Data		Title	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Date:	Tuesday, February 16, 2016
				Sheet	17 of 50

**SKL-U(12/12)CFG,RSVD**

**LA-D451P**






AC Coupling Capacitor  
 PCIe Gen3: Recommended value is 220 nF  
 PCIe Gen1 and Gen2 only: Recommended value is 100 nF

No Use GPU Display Port output

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title	EXO/MESO(1/5) PCIe/DP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Customer	LA-D451P	Rev	1.0
Date	Tuesday, February 16, 2016	Sheet	19	of	50



**Meso/M16M- R16M-M2-50 Exo/R16M-M2-30**

The following balls cease to work as GPIOs or designated functional pins, and become **VDDC**:

- GPIO\_1
- GPIO\_2
- GPIO\_14\_HPD2
- GPIO\_18\_HPD3
- GPIO\_13
- GPIO\_14\_HPD2
- GPIO\_18\_HPD3
- GPIO\_7\_BLON

The following ball ceases to work as a GPIO or designated functional pin, and becomes **NC**:



- GPIO\_7\_BLON

The following balls cease to work as GPIOs or designated functional pins, and become **NC**:

- GPIO\_11, 12, and 13 are added back.
- "Topaz" allocates 11 more VDDC balls so that the total number of VDDC balls becomes 36.
- The following functional balls on earlier generations of ASICs are reassigned as the additional VDDC balls:
  - VARY\_BL (AB11)
  - DIGON (AB12)
  - GENERCA (AB13)
  - GENERICC (W9)
  - DDC2CLK (AC11)
  - DDC2DATA (AC13)
  - HPD1 (AC14)
  - GPIO\_1 (U10)
  - GPIO\_2 (T10)
  - GPIO\_18 (W10)
  - GPIO\_14\_HPD2 (Y9)

"Jet"/"Sun" has a total of 25 VDDC balls. The 11 balls listed in the "Topaz" column are NC on "Jet"/"Sun".


**REAR CURRENT CONTROL (M2 only)**





Resistor Divider Lookup Table		
R_pu (ohm)	R_pd (ohm)	Bitd [3:1]
NC	4.75k	000
8.45k	2k	001
4.53k	2k	010
6.98k	4.99k	011
4.53k	4.99k	100
3.24k	5.62k	101
3.4k	10k	110
4.75k	NC	111

**0402 1% resistors are equied**


Capacitor Divider Lookup Table	
Cap (nF)	Bitd [5:4]
680nF	00
82nF	01
10nF	10
NC	11




MLPS Memory ID setting:					
BOARD_CONFIG2[0]	Memory Type	Configuration	Channel Size	Vendor P/N	SMT quantity
ID	[2:0]				
0	000	Samsung-DDR3 256M x 16 4PCS, 1 Rank	2GB	K4W4G1646E-BC1A	4 pcs
1	001	Hynix-DDR3 256M x 16 4PCS, 1 Rank	2GB	H5TC4G63CFR-NOC	4 pcs
2	010	Micron-DDR3 256M x 16 4PCS, 1 Rank	2GB	MT41J256M16LJ-091G:N	4 pcs






**+1.8VALW TO +1.8VGS  
+1.0VALW TO +1.0VGS  
Load switch**




**+3VS to +3VGS**



**No Use GPU Display Port output**




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title	EXO/MESO(3/5) PWR/GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Customer		Rev	.0
Date:	Tuesday, February 16, 2016	Sheet	21	of	50



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title	EXOMESO(4/5) PWR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
Customer	LA-D451P			Rev	1.0
Date	Tuesday, February 16, 2016	Sheet	22	of	50

- (24.25) M\_DA[63..0]  $\leftarrow$  M\_DA[63..0]
- (24.25) M\_MA[15..0]  $\leftarrow$  M\_MA[15..0]
- (24.25) M\_DQM[7..0]  $\leftarrow$  M\_DQM[7..0]
- (24.25) M\_DQS[7..0]  $\leftarrow$  M\_DQS[7..0]
- (24.25) M\_DQS# [7..0]  $\leftarrow$  M\_DQS# [7..0]

M		U		M	
M_DA0	K27	GDQA0_0	K17	M_MA0	
M_DA1	J29	GDQA0_1	J20	M_MA1	
M_DA2	H30	GDQA0_2	H23	M_MA2	
M_DA3	G32	GDQA0_3	G23	M_MA3	
M_DA4	G28	GDQA0_4	G24	M_MA4	
M_DA5	F28	GDQA0_5	F24	M_MA5	
M_DA6	F32	GDQA0_6	F19	M_MA6	
M_DA7	F30	GDQA0_7	F17	M_MA7	
M_DA8	C30	GDQA0_8	G20	M_MA13	
M_DA9	F27	GDQA0_9	L17	M_MA15	
M_DA10	A28	GDQA0_10			
M_DA11	C28	GDQA0_11	J14	M_MA8	
M_DA12	E27	GDQA0_12	K14	M_MA9	
M_DA13	G28	GDQA0_13	J11	M_MA10	
M_DA14	D28	GDQA0_14	J13	M_MA11	
M_DA15	F25	GDQA0_15	H11	M_MA12	
M_DA16	A25	GDQA0_16	G11	M_BA2	(24,25)
M_DA17	C25	GDQA0_17	J16	M_BA0	(24,25)
M_DA18	E25	GDQA0_18	L15	M_BA1	(24,25)
M_DA19	D24	GDQA0_19	G14	M_MA14	
M_DA20	E23	GDQA0_20	X16		
M_DA21	F23	GDQA0_21			
M_DA22	D22	GDQA0_22	E32	M_DOM0	
M_DA23	F21	GDQA0_23	E30	M_DOM1	
M_DA24	E21	GDQA0_24	A21	M_DOM2	
M_DA25	D20	GDQA0_25	C21	M_DOM3	
M_DA26	F19	GDQA0_26	E13	M_DOM4	
M_DA27	A19	GDQA0_27	D12	M_DOM5	
M_DA28	D18	GDQA0_28	E3	M_DOM6	
M_DA29	F17	GDQA0_29	F4	M_DOM7	
M_DA30	A17	GDQA0_30			
M_DA31	C17	GDQA0_31			
M_DA32	E17	GDQA1_0			
M_DA33	D16	GDQA1_1			
M_DA34	F15	GDQA1_2			
M_DA35	A15	GDQA1_3			
M_DA36	D14	GDQA1_4			
M_DA37	F13	GDQA1_5			
M_DA38	A13	GDQA1_6			
M_DA39	C13	GDQA1_7			
M_DA40	E11	GDQA1_8			
M_DA41	A11	GDQA1_9			
M_DA42	C11	GDQA1_10			
M_DA43	F11	GDQA1_11			
M_DA44	A9	GDQA1_12			
M_DA45	C9	GDQA1_13			
M_DA46	F9	GDQA1_14			
M_DA47	D8	GDQA1_15			
M_DA48	E7	GDQA1_16			
M_DA49	A7	GDQA1_17			
M_DA50	C7	GDQA1_18			
M_DA51	F7	GDQA1_19			
M_DA52	A5	GDQA1_20			
M_DA53	E5	GDQA1_21			
M_DA54	G3	GDQA1_22			
M_DA55	E1	GDQA1_23			
M_DA56	G7	GDQA1_24			
M_DA57	G6	GDQA1_25			
M_DA58	G1	GDQA1_26			
M_DA59	G3	GDQA1_27			
M_DA60	J6	GDQA1_28			
M_DA61	J1	GDQA1_29			
M_DA62	J3	GDQA1_30			
M_DA63	J5	GDQA1_31			
MVREFDA	K26	MVREFDA			
MVREFSA	J26	MVREFSA			
NCKJ25	J25	NCKJ25			
MEM_CALRP0	K25	MEM_CALRP0			
WEA0B	L10	WEA0B			
WEA1B	K8	WEA1B			
CLKTESTA	L7	CLKTESTA			
CLKTESTB	L7	CLKTESTB			






Route 50ohms single-ended/100ohm diff and keep short debug only, for clock observation, if not need, DNI.

Place close to GPU (within 25mm) and place component close to each other


Security Classification	Compal Secret Data		Title	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	EXO/MESO(5/5) MEM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date: Tuesday, February 16, 2016 Sheet: 23 of 50
Size	Document Number	Rev	Customer LA-D451P Rev 1.0	

# DDR3 Memory Channel Rank 0:A0

- (23.25) M\_DA[63..0] M\_DA[63..0]
- (23.25) M\_MA[15..0] M\_MA[15..0]
- (23.25) M\_DOM[7..0] M\_DOM[7..0]
- (23.25) M\_DQS[7..0] M\_DQS[7..0]
- (23.25) M\_DQS#[7..0] M\_DQS#[7..0]





SINGLE RANK:RV102,RV103 install 40.2 ohms






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title	
				EXO/MESO_DDR3L_A1 Rank 0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Customer		Rev	
	LA-D451P			1.0	
Date:	Tuesday, February 16, 2016	Sheet	24	of 50	




# DDR3 Memory Channel Rank 0:A1



SINGLE RANK:RV139,RV140 install 40.2 ohms









Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Title		Rev
Customer	LA-D451P	EXO/MESO_DDR3L_A2 Rank 0		1.0
Date	Tuesday, February 16, 2016	Sheet	25	of 50




Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2016/02/16	Deciphered Date	2017/02/16
Title		eDP / Camera	
Size	Document Number	LA-D451P	Rev
C			1.0
Date:	Tuesday, February 16, 2016	Sheet	26 of 50

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-D451P
				Rev 1.0
Date: Tuesday, February 16, 2016				Sheet 27 of 50


# ALC3240




## Input



## Output



### +5VS → +5VDDA\_CODEC




### Each Platform Power Net Support List :

	+1.5VS	+1.8VS	+3VS	+5VS	+3VALW
Intel Broadwell	V	X	V	V	V
Intel Skylake	X	V	V	V	V


### Each Platform HDA Link Voltage Support (Pin 8) :

	3.3V	1.5V
Intel Broadwell	V (default)	V
Intel Skylake	V (default)	V


### +3VS → +IOVDD\_CODEC



### +3VS → +3VDD\_CODEC




### PC BEEP



### EMI





# HDD




# NFC

## (G-Sensor for 360-degree reverse)




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDD/TPM/APS/NFC
Size	Document Number	LA-D451P	Rev	1.0
Date:	Tuesday, February 16, 2016	Sheet	29	of 50

### NGFF for WLAN / BT(Key E)







Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Title	NGFF WLAN / BT			
Size	Document Number	LA-D451P		Rev 1.0
Date:	Tuesday, February 16, 2016	Sheet	30	of 50

# Thermal Sensor




REMOT1+/-:  
Trace width/space:10/10 mil  
Trace length:<8"




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FAN / Thermal Sensor
Size	Document Number	Rev	LA-D451P	
Date: Tuesday, February 16, 2016	Sheet	31	of	50


# Power Button LED




# Keyboard





# Touch Pad



# Hall Sensor & Button




# Keyboard Backlight



Security Classification	Compal Secret Data		Title <b>Compal Electronics, Inc.</b> <b>KBL/KBD/LED/TP/HS Conn.</b>
Issued Date	2016/02/16	Deciphered Date	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Date: Tuesday, February 16, 2016 ISheet 32 of 50 Rev 1.0 <b>LA-D451P</b>






# USB Charge




For USB Charger to improve +5VALWP power ripple


## USB Charge switch




## IO CONN




## ESD




## USB3.0 Port




Place TX AC coupling Cap (C168,169~171 & 173). Close to connector



## Add resistor





Security Classification	Compal Secret Data		Date	Company
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>LA-D451P</b>
Date:	Tuesday, February 16, 2016	Sheet	38	of 60



**KBL SELECT**





Function	KBL_ID
KBL	1
NO KBL	0






	1.0V Source	RL11	CL15
RTL8111H	LDO	O	O
RTL8107E	LDO	O	O

Please refer to the table above when using different 1.0V supply source.







LL1, CL16, and CL17 close to Pin24 (Should be place within 200 mils)





### RJ-45 CONN.




- UL2 SA00086300 IC RTL8107E-CG QFN 32P E-LAN CTRL 8107E@
- UL2 SA00089P00 IC RTL8111H-CG QFN 32P E-LAN CTRL 8111H@




FOR 10/100 data transferring 2013/08/27





**For +1.8VALW Discharge**




**For +0.6VS Discharge**




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC to DC
Size	C	Document Number	LA-D451P	Rev
Date:	Tuesday, February 16, 2016	Sheet	36	of 50




Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b> <b>PWR- DCIN / Vin Detector</b>		
Issued Date	2016/02/16	Deciphered Date	2017/02/16			
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Title <b>PWR- DCIN / Vin Detector</b>	Document Number <b>SKL</b>	Rev <b>1.0</b>
				Date: Tuesday, February 16, 2016	Sheet 37	of 50



**PH201 under CPU bottom side :**  
**CPU thermal protection at 93 +-3 degree C**  
**Recovery at 56 +-3 degree C**



Security Classification	Compal Secret Data			Title		
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Compal Electronics, Inc.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	1.0
				SKL		
				Date: Tuesday, February 16, 2016	Sheet	38 of 50



33CH BIT9> PSYS current gain  
 R1 = 10mΩ and R2 = 5mΩ or R1 = 10mΩ and R2 = 10mΩ  
 BIT0 = 1.14uA/W  
 BIT1 = 0.285uA/W  
 =====  
 R1 = 20mΩ and R2 = 10mΩ or R1 = 20mΩ and R2 = 20mΩ  
 BIT0 = 2.28uA/W  
 BIT1 = 0.57uA/W

Ipsys = KPSYS x ( VADP x IADP + VBAT x IBAT )  
 R\_Psys = 1.2V / Ipsys  
 KPSYS = 1.14uA/W  
 adapter wattage = 45W  
 Battery wattage = 40Wh  
 Ipsys = 1.14 x (45+40) = 96.9uA  
 R\_Psys = 1.2V / 96.9uA = 12.3K-ohm.  
 =====  
 adapter wattage = 65W  
 Battery wattage = 40Wh  
 Ipsys = 1.14 x (65+40) = 119.7uA  
 R\_Psys = 1.2V / 96.9uA = 10K-ohm.

Protection for reverse input

Vgs = 20V  
 Vds = 60V  
 Id = 250mA

Rds(on) = 15.8mohm max  
 Vgs = 20V  
 Vds = 30V  
 Id = 10.5A (Ta=70C)

max Power loss 0.22W for 90W;0.12W for 65W system;0.05W for 45W  
 CSR rating: 1W  
 VCSIP-VCSIN spec < 81mV

\*\*Design Notes\*\*  
 For 45W/65W /90W system, 2S/3S/4S battery  
 Maximum Charging current 3.5A  
 Maximum Battery discharge power 55W  
 #Register Setting  
 1. OX3DH bit10 set 0 (default 1) to enable turbo boost function  
 2. Disable turbo when AC only  
 #Circuit Design  
 1. ACLIM and CCLIM are divider voltage control.  
 2. Use 7X7 choke and 3X3 H/L side MOSFET  
 Charge current 3A  
 Power loss = 1.79W (H/S=0.227W, L/S=1.2738W, Choke=0.297W)  
 Power density: 0.61 (23X16)  
 #Protect function  
 1. ACOPP : VCC voltage > 24V  
 2. SMBUS timeout : OX3DH bit15 set 0 (default 0) to enable 175s(default).  
 3. ACOC : OX3CH bit4 set1 release adapter limit function (default:Enable).  
 4. CHGOCP : based on charge current setting  
 5. BATOVLP : 4.6V/Cell  
 6. BATLOWV : No.  
 7. TSHUT : 150C

Module model information  
 ISL95520\_Hybrid\_Boost\_V2.mdd

PR729 and PR732 are ACDET setting base on your project to set.

support Turbo boost : 2200P  
 no support Turbo boost : 0.1u

Rds(on) = 32mohm max  
 Vgs = 20V  
 Vds = 30V  
 Id = 8A (Ta=70C)

Rds(on) = 32mohm max  
 Vgs = 20V  
 Vds = 30V  
 Id = 8A (Ta=70C)

Support max charge 3.5A  
 Power loss: 0.245W  
 CSR rating: 1W  
 VCSPP-VCSON spec < 81mV

(R1 = 10mΩ and R2 = 5mΩ or R1 = 20mΩ and R2 = 10mΩ).  
 CC\_LIM = VccLIM / 64 x R2  
 =====  
 (R1 = 10mΩ and R2 = 10mΩ or R1 = 20mΩ and R2 = 20mΩ).  
 CC\_LIM = VccLIM / 32 x R2  
 =====  
 AC\_LIM = Vac\_LIM / 32 x R1

Adapter current limited:  
 For U22 (45W):  
 PR337=53.6k  
 For U23e (65W) and DIS\_adp:  
 PR337=76.8k

Battery current limited by CCLIM ~ 3.89A.  
 Adapter current limited by ACLIM ~ 4.33A.  
 (PR719 and PQ741 are for change ACLIM when AC in)



BATGONE (BATT\_TEMP)  
 logic high: above 2.4V  
 logic low: under 0.8V

For A31 only.  
 Turn off Charger IC on battery only.  
 Depend on customer design for  
 system power consumption.

Security Classification			Compal Secret Data	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	
Title			PWR_CHARGER	
Document Number			Rev 1.0	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				
Date:	Tuesday, February 16, 2016	Sheet	39	of 50



Module model information

SY8286B\_V1.mdd



Module model information

SY8286C\_V1.mdd




Security Classification	Compal Secret Data	
Issued Date	2016/02/16	Deciphered Date
		2017/02/16
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.	
Title	PWR- 3VALW/5VALW-SY8286B&C
Document Number	
Customer	
Date	Tuesday, February 16, 2016
Sheet	40 of 50
Rev	1.0



Pin19 need pull separate from +1.35VP.  
 If you have +1.35V and +0.675V sequence question,  
 you can change from +1.35VP to +1.35VS.

0.675Volt +/- 5%  
 TDC 0.7A  
 Peak Current 1A



Mode	Level	+0.675VSP	VITREF_1.35V
S5	L	off	off
S3	L	off	on
S0	H	on	on

Note: S3 - sleep ; S5 - power off


MOSFET: 3x3 DFN  
 I/S Rds(on): 2.7mohm(Typ), 34mohm(Max)  
 Idsm: 7.5A@Ta=25C, 5.5A@Ta=70C

L/S Rds(on): 1.9mohm(Typ), 2.3.5mohm(Max)  
 Idsm: 11A@Ta=25C, 8.8A@Ta=70C

Choke: 7x7x3  
 Rdc=6.7mohm(Typ), 7.4mohm(Max)

Switching Frequency: 540kHz  
 Ipeak=8A  
 Iocp=9.6A  
 OVP: 113%-120%  
 VFB=0.75V, Vout=1.3545V

Module model information  
 SY8003A\_V1.mdd




Note:  
 When design Vin=5V, please stuff snubber  
 to prevent Vin damage

Security Classification	Compal Secret Data		Title	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number
Size	Document Number	Rev	1.0	
Custom	LA-D451P	Date:	Tuesday, February 16, 2016	Sheet 41 of 50


Module model information

APL5930\_V2.mdd



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.8V PRIM		Rev
Size		Document Number				1.0
Custom						
Date:	Tuesday, February 16, 2016	Sheet	42	of	50	

Module model information  
SY8288\_V1.mdd




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.0VS Z_SKL Rev 1.0
Date:	Tuesday, February 16, 2016	Sheet	43	of 50

**Table 3—Control Bit Definitions**

	LP#	C1	C0	VOUT(V)
<b>VCCIO</b>	0	X	X	0
	1	0	0	0.85
	1	0	1	0.875
	1	1	0	0.95
	1	1	1	0.975
<b>VCCPCH</b>	0	X	X	0.7
	1	0	0	0.8
	1	0	1	0.85
	1	1	0	0.9
	1	1	1	0.95
<b>EDRAM/ EOPIO</b>	0	X	X	0
	1	0	0	0.8(MSM)
	1	0	1	0.95
	1	1	0	1
	1	1	1	1.05
<b>Others</b>	0	X	X	0
	1	0	0	1.0
	1	0	1	1.075
	1	1	0	1.15
	1	1	1	1.2

Module model information  
  
 NB681\_V1.mdd



EN pin don't floating  
If have pull down resistor at HW side, pls delete PR807

EN Mode Voltage on EN  
Ultra Sonic Mode 1.3v<EN<1.7v  
Normal Mode 2.3v<EN<3.3v

Security Classification		Compal Secret Data		Title	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	<b>+1.0VS_VCCOPC</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev		1.0	
Date:	Tuesday, February 16, 2016	Sheet	44	of 50	

Due to U23e VCC and GTX merged current spec is TBD in PDDG. Please confirm FAB the setting of PRI23, PRI39 PRI63 for U23e GT and GTX merged.

Module model information  
NCP81208\_U2223E\_COLAY\_V1A.mdd for IC portion  
NCP81208\_U2223E\_COLAY\_V1B.mdd for SW portion  
Copy the schematic to new page, the co-lay location maybe changed.

IccMAX@SA= 5A  
RiccMAX@SA= 15.8K --->PRI65  
RiccMAX@SA= IccMAX\*2V/10uA/64A  
IOUTSP@SA= 5A  
RIOUTSP@SA=69.8K --->PRI14  
RIOUTSP= 2V/(gm\*(Rth+RCSSP))\*IccMAX\*DCR / (RHPSP+Rth+RCSSP)  
OCP@SA= 9.5A  
RLIMSP@SA=24K --->PRI5  
RLIMSP= 1.3V/(gm\*(Rth+RCSSP))\*IoutLIMIT\*DCR / (RHPSP+Rth+RCSSP)  
Load line@SA= 10.3m  
RDRPSP@SA=1.78K --->PRI4  
RDRPSP= Load line\*(RHPSP+Rth+RCSSP) / (gm \* DCR) / (Rth+RCSSP)

PSYS:  
Please confirm charger pull low resistance.  
Charger side should be unpop.

R/OUT@GT:  
U23e = 22.1K PRI23  
U22 = 25.5K PRI23  
U23e@ PRI923  
25.2K\_0402\_1%

RPH@GT:  
U23e = 130K PRI929, PRI938  
U22 = 84.5K PRI929  
U23e@ PRI929  
110K\_0603\_1%

For U22:  
PRI943=De-pop  
For U23e:  
PRI943, PRI944=Pop

For U22:  
PRI947=2K, PRI954=De-pop  
For U23e:  
PRI947=2K, PRI954=2K

U22 OCP@GT= 40A  
RLIM@GT=12.4K --->PRI39  
U23e OCP@GT= 62A  
RLIM@GT=12.4K --->PRI39  
RLIM= IoutLIMIT \* Load line/10  
U22 IccMAX@GT= 31A  
RiccMAX2ph= 49.7K --->PRI63  
U23e IccMAX@GT= 56A  
RiccMAX2ph= 87.6k --->PRI63  
RiccMAX2ph= (IccMAX2Ph\*32)\*200K Ohn/ 127  
U22 Iout@GT= 31A  
RIOUT@GT=25.5K --->PRI23  
U23e Iout@GT= 56A  
RIOUT@GT=22.1K --->PRI23  
RIOUT= 2\* RLIM / (10 \* IOUTICCMAX \* Load line)

U22 Load line@GT= 3.1m  
RPH@GT=84.5K --->PRI30, PRI38  
U23e Load line@GT= 2m  
RPH@GT=130K --->PRI30, PRI38  
Load line= (RCS2+(RCS1\*Rth)/(RCS1+Rth))  
\* IOUTTOTAL \* DCR/RPH

472mV/120uA=3.933K  
Active Point110 degreeC = 4.206K


NCP81208 Operating Frequency Rosc=24K  
I/A and GT are 450KHz and SA is 450KHz

RiccMAX2ph:  
For U22:  
PRI967=48.7K  
For U23e:  
PRI967=87.6K  
PRI967 U23e@  
100K\_0402\_1%





472mV/120uA=3.933K  
Active Point110 degreeC = 4.206K

1/BOOT:  
52.1K for debug setting.

U22 Load line@Vcore= 2.35m  
RDRPSP@Vcore=2.1K --->PRI56  
U23e Load line@Vcore= 2.1m  
RDRPSP@Vcore=1.87K --->PRI56  
RDRPSP= Load line\*(RHPSP+Rth+RCSSP) / (gm \* DCR) / (Rth+RCSSP)  
IccMAX@Vcore= 28A  
RiccMAX@Vcore= 87.6K --->PRI64  
RiccMAX@Vcore= IccMAX\*2V/10uA/64A  
IOUTSP@Vcore= 28A  
RIOUTSP@Vcore=64.9K --->PRI42  
RIOUTSP= 2V/(gm\*(Rth+RCSSP))\*IccMAX\*DCR / (RHPSP+Rth+RCSSP)  
OCP@Vcore= 35A  
RLIMSP@Vcore=33.4K --->PRI53  
RLIMSP= 1.3V/(gm\*(Rth+RCSSP))\*IoutLIMIT\*DCR / (RHPSP+Rth+RCSSP)



CPU POWER STAGES



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2016/02/16	Deciphered Date	2017/02/16
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number PWR-PROCESSOR DECOUPLING Rev 1.0
Date:	Tuesday, February 16, 2016	Sheet	46 of 50


VCC\_CORE Place on CPU Back Side @ V09  
22U\_0603 \* 28 pcs +1U\_0201\*35 pcs

VCC\_GT Place on CPU Back Side @ V09  
22U\_0603 \* 29 pcs +1U\_0201\*12 pcs

VCC\_SA Place on CPU Back Side @ V09  
22U\_0603 \* 9 (4 CPU back+8 outside)pcs + 1U\_0201\*7

PC1198 ,PC1199, PC1200是EMI的不上件元件

For PI simulation



Module model information  
 ISL62771\_C2\_GFX35V1A.mdd for IC portion  
 ISL62771\_C2\_GFX35V1B.mdd for SW portion

VGA\_M250=>Link +1.8VGS  
 VGA\_M130=>Link +3VGS


VR\_ON  
 High > 1.6V  
 Low < 1V

PH1002 near APU\_CORE H/S mos  
 VRHOT Assert Threshold : 0.64V  
 TSENSE Bias Current : 30uA  
 PH1002=27.4K, 110C active  
 Reset Threshold: 0.66V, 98C active  
 110C Assert Threshold: PR1031=27.4K  
 100C Assert Threshold: PR1031=16.9K

PH1003 near GFX\_CORE choke  
 10K\_0402\_5%\_B2550\_430K

PR1058=3.65K, PR1040=2.1K and  
 PR1046=604 to set loadline -2.1mV/A  
 while PR1046=594 to set OCP 57.16A  
 for EDC 45A application.

EN pin don't floating  
 If have pull down resistor at HW side, pls delete PR102




The current limit is set to 8A, 12A or 16A when this pin is pull low, floating or pull high

Pin 7 BYP is for CS.  
 Common NB can delete +3VALW and PC15

$$V_{out} = 0.6V * (1 + R_{up}/R_{down})$$

$$= 0.6 * (1 + (30.1/20))$$

$$V_{out} = 1.503V$$



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title	PWR-CPU_CORE/CPU_CORE_NB
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	LA-D451P			
Date	Tuesday, February 16, 2016	Sheet	48	of	50



Item	Reason for change	PG#	Modify List	Date	Phase
1	0ohm change to short pad		PR316, PRI1002, PR318, PR321, PR336, PRI903, PRI906, PRI913, PRI917	2015.12.17	SIT
2	ME 需求 from 0603 change to 0402		PRI935, PRI912	2015.12.17	SIT
3					
4				2015.09.14	SDV
6		P41		2015.09.16	SDV
7				2015.09.16	SDV
8					
9				2015.10.08	SIV
10				2015.10.22	SIV
11				2015.10.22	SIV
12					SIV
13					SIV
14				2015.10.22	SIV
15					
16				2015.11.27	SIT
17					

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)	
				Size	Document Number
Custom	Z BDW			1.0	
Date: Tuesday, February 16, 2016				Sheet	49 of 50

Item	Reason for change	PG#	Modify List	Date	Phase
1	Camera couldn't be shutted down	P26	adding C132,R119,Q4 for Camera power switch circuit	2015/10/09	SIV
2	Tuning charger sequence for avoid the conflict between +5VALW and +VL when booting on	P33	adding C457,R338 for tuning Charger sequence in DC mode	2015/10/09	SIV
3	Audio shape fine tuning	P28	changing cap size for shape fine-tuning	2015/10/09	SIV
4	Power regeust	P15	CC106 reserved for +1.0VS_VCCOPC	2015/10/09	SIV
5	RF regeust	P24	CV194 reserved for +1.5VGS	2015/10/09	SIV
6	ME request	P31	changing H19 from 2P5 to 4P6	2015/10/09	SIV
7	Intel design guide recommendation	P11	chageing RC27,RC32 from 499 to 1k Ohms for TS screen pull-high	2015/10/12	SIV
8	0 Ohm reduction	P13,21,22,26,28,29,30,31,35	changing LV1, LV2, LV3, R121, R168, R311, RA2, RA42, RA43, RC136, RC137, RH142, RL11, RL18, RV5, RV6, RWL164 to R-short	2015/10/13	SIV
9	changing NOVO# pull-high from SB side to MB side	P34	adding R1655 for NOVO# pull-high in MB side	2015/10/13	SIV
10	location renaming	P34	location name changing from R2014 to R1656	2015/10/13	SIV
11	keyboard matrix definition will change	P34	reserving R1657 pull high to +3VS for EC_GPIO72	2015/10/13	SIV
12	removing useless pull-high resistor	P18	removing RD43 for DDR_DRAMRST#	2015/10/13	SIV
13	Common material use	P19,21	changing QV16 to SB000013I00, UV2 to SA007080100	2015/10/13	SIV
14	ME request	P26	changing U5 to SA00008R900	2015/10/13	SIV
15	Removing ACC_INT2_MB and ACC_INT2_SB routing reservation	P11,29	adding T186,T187 for ACC_INT2, and ACC_INT2_MB, and deleting RC143,RC145	2015/10/13	SIV
16	For Number LED feature	P34	add BOM structure 15_NUM@ to R264 for 15" NUM LED	2015/11/25	SIT
17	new keyboard matrix definition implements	P34	popping R1657 pull high to +3VS for EC_GPIO72	2015/11/25	SIT
18	EC request to avoid YOGA's feature code mistake in S series	P34	adding R1660 reserved for the pull high of TAB_SW# to fix display reverse issue in S series	2015/12/09	SIT
19	ESD request	P34	adding C2143 for BATT_CHG_LED#,C2144 for BATT_LOW_LED#	2015/12/11	SIT
20	Power request for safety power test	P20	reserving DV2 and RV374 for AC_BATT	2015/12/11	SIT
21	0 Ohm reduction	P10,18,20,26,28,34	changing LA5~8, LV4, R132, R210, RC38, RD138, RD139, RD200, RD45, RV194 to R-short	2015/12/11	SIT
22	KBL circuit cost-down	P32,34	adding RKBL4 to un-pop QKBL122 for cost-down, RKBL3 from 100k to 0, modifying @ to RKBL2,R324and CKBL907, KBL@ to RKBL1, reserving R1665 for +3VS pull-high of KB_BL_PWM	2015/12/11	SIT
23	USB Charger tuning for sequence and control pins	P33	changing @ to C457,R338,R1647,adding R1658,R1659	2015/12/11	SIT
24	SUSP# leakage problem	P34	adding a pull-down resistor R1664 for SUSP#	2015/12/11	SIT
25	DFX regeust	P26,33	removing common-mode choke locations L6,L13,L15,L17,L18	2015/12/11	SIT
26	SUSP# leakage problem	P34	adding a pull-down resistor R1664 for SUSP#	2015/12/11	SIT
27	Removing ISH reservation	P11,29,34	removing R1653,R1654,RC140,RC141,T186,T187, and changing net ACC_INT1 to MB_ID	2015/12/11	SIT
28	Crystal cap fine tuning	P20	changing CV19,CV20 to 8.2p	2015/12/11	SIT
29	Changing CPU's part numbers	P06	changing CPU part number : SA00009E500 to SA00009E520, SA00009E630 to SA00009E610	2015/12/21	SIT
30	For ME request to fix HDD shock issue	P31	changing H7 from 4p6 to 6p0	2016/02/15	SVT

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT SHEET AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)
Size	Document Number	Rev	1.0	
C				
Date:	Tuesday, February 16, 2016	Sheet	50	of 50